

COMPAL CONFIDENTIAL

MODEL NAME : ZAM70

PCB NO : DAA0007U000

BOM P/N : 4319R031L01 (SMT MB AA901 ZAM70 U W/DOCK I5 1.9G R1)

4319R031L02 (SMT MB AA901 ZAM70 U W/DOCK I3 1.9G R1)

GPIO MAP: 3.6C

1 chip XDP debug component list(CXDP@)			
item	Qty	Part reference	Part description
1	2	CC17,CC21	SE00000G880 (S CER CAP 0.1U 25V K X5R 0402)
2	4	RC98,RC99,RC109,RC112	SD028000080 (S RES 1/16W 0 +-5% 0402)
3	4	RC102,RC106,RC113,RC120	SD028100180 (S RES 1/16W 1K +-5% 0402)
4	1	UC7	SA00005X900 (S IC 74CBTLV3126BQ DHVQFN 14P BUS SWITCH)
5	1	JXDP1	SP02000L900 (S W-CONN SAMTEC BSH-030-01-L-D-A-TR 60P)

Huston 14" UMA

Broadwell U

2014-03-07

REV : 0.3 (X01)

@ : Nopop Component


EMC@ : EMI, ESD and RF Component

@EMC@ : EMI, ESD and RF Nopop Component

CXDP@ : XDP Component

VPRO@ : Support VPRO

CONN@ : Connector Component




MB PCB	
Part Number	Description
DAA00070000	PCB 13D LA-A901P REV0 MB/UMA DOCK 1

Layout Dell logo

COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X01
PWB: DKNFC
DATE: 1410-06

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

Cover Sheet

Size Document Number


LA-A901P

Date: Thursday, March 06, 2014

Sheet 1 of 53

Rev 0.3

Houston 14 UMA Dock Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Block diagram			
Title	Document Number	Rev	
	LA-A901P	0.3	
Date: Thursday, March 06, 2014	Sheet	2	of 53

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE +1.5V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->Rear left
	USB3.0 2		JUSB3-->Right
PCIE 1	USB3.0 3		MMI (CARD READER)
PCIE 2	USB3.0 4		JUSB2-->Rear Right
PCIE 3			LOM
PCIE 4			WLAN
PCIE 5			WIGIG
PCIE 6	L3	SATA 0	JDOCK1 (DOCK)
	L2	SATA 1	JSATA1 (HDD)
	L1	SATA 2	SSD Cache (PCIE)
	L0	SATA 3	SSD Cache (SATA/PCIE)/HCA

BDW ULT	USB PORT#	DESTINATION
	0	JUSB1
	1	JUSB3
	2	WLAN + BT
	3	JUSB2
	4	Touch Screen
	5	CAMERA
	6	USH
	7	WWAN

USH	0	BIO
	1	NA

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title		
Port assignment		
Size	Document Number	Rev
	LA-A901P	0.3
Date:		
Thursday, March 06, 2014		
Sheet	3	of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SMBUS Address [0x9a]



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

[illegible][illegible][illegible][illegible][illegible][illegible][illegible]

UMA SATA port

Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH

ME_FWP_EC 2 1 ME_FWP
@ RC301 0.0402_5%
PT,ST pop RC2 and SW1; MP pop RC301

RC2 1K_0402_5%

<36> ME_FWP_EC << ME_FWP
SW1
A B
C G1
G2
SS3-CMFTQR9_3P

ME_FWP PCH has internal 20K PD.
(suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

+RTC_CELL

RC1 330K_0402_5%
PCH_INTVRMEN

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

CC1 1 2 PCH_RTCX1_R 1 2 0.0402_5%
@ RC4
PCH_RTCX1
10M_0402_5%
RC7
YC1 32.768KHZ_12.5PF_9H03220008

CC2 1 2 12P_0402_50V8J
PCH_RTCX2
10M_0402_5%
RC7

+RTC_CELLO

RC9 1 2 1M_0402_5%
RC10 1 2 20K_0402_5%
RC8 2 1 20K_0402_5%

<9> PCH_RTCRST# << INTRUDER#
PCH_INTVRMEN
SRTCST#
PCH_RTCRST#

CC3 1 2 1U_0402_6.3V6K
CMOS place near DIMM

CMOS_CLR1 CMOS setting
Shunt Clear CMOS
Open Keep CMOS

+1.05V_M

RC14 2 1 PCH_JTAG_TDI 1 51_0402_5%
RC15 2 1 PCH_JTAG_TDO 1 51_0402_5%
RC16 2 1 PCH_JTAG_TMS 1 51_0402_5%
RC18 2 1 PCH_JTAG_JTAGX 1 51_0402_5%
@ RC18
PCH_JTAG_TCK 1 51_0402_5%
@ RC21

+1.05V_M

RC300 1 2 10K_0402_5%
@ CC100 1U_0402_6.3V6K

<9> PCH_JTAG_TRST# << PCH_JTAG_TRST# AU62
<9> PCH_JTAG_TCK << PCH_TCK AE62
<9> PCH_JTAG_TDI << PCH_TDI AE61
<9> PCH_JTAG_TDO << PCH_TDO AE61
<9> PCH_JTAG_TMS << PCH_TMS AE62
<9> PCH_JTAG_TMS << PCH_TMS AE62

PM_TEST_RST << AL11
AC9
AE63
AV2

<9> PCH_JTAG_JTAGX << JTAGX
JTAGX
RSTD

BDW_ULT_DDR3L_B0A1188
5 OF 19

SATA_RNO/PERN6_L3 J5 << SATA_PRX_DKTX_N0_C <34>
SATA_RPO/PERP6_L3 B15 << SATA_PRX_DKTX_P0_C <34>
SATA_TN0/PETN6_L3 A15 << SATA_PTX_DKRX_N0_C <34>
SATA_TP0/PETP6_L3 << SATA_PTX_DKRX_P0_C <34>

SATA_RN1/PERN6_L2 J8 << SATA_PRX_DTX_N1 <20>
SATA_RP1/PERP6_L2 B17 << SATA_PRX_DTX_P1 <20>
SATA_TN1/PETN6_L2 << SATA_PTX_DRX_N1 <20>
SATA_TP1/PETP6_L2 << SATA_PTX_DRX_P1 <20>

SATA_RN2/PERN6_L1 J6 << PCIE_PRX_SATATX_N6_L1 <30>
SATA_RP2/PERP6_L1 B14 << PCIE_PRX_SATATX_P6_L1 <30>
SATA_TN2/PETN6_L1 C15 << PCIE_PTX_SATARX_N6_L1 <30>
SATA_TP2/PETP6_L1 << PCIE_PTX_SATARX_P6_L1 <30>

SATA_RN3/PERN6_L0 F5 << PCIE_PRX_SATATX_N6_L0 <30>
SATA_RP3/PERP6_L0 E5 << PCIE_PRX_SATATX_P6_L0 <30>
SATA_TN3/PETN6_L0 D17 << PCIE_PTX_SATARX_N6_L0 <30>
SATA_TP3/PETP6_L0 D17 << PCIE_PTX_SATARX_P6_L0 <30>

SATA0GP/GPIO34 V1 << MPCIE_RST# <12>
SATA1GP/GPIO35 U1 << HDD_DET# <12,20>
SATA2GP/GPIO36 V6 << SATA2_PCIE6_L1 <12,35>
SATA3GP/GPIO37 AC1 << mCARD_PCIE#_SATA <12,36>

SATA_IREF L11 << PCH_ASATA3PLL
RSVD X10
RSVD X12
SATA_COMP << SATA_ACT# <39>
SATALED U3

<10> DGPU_PWROK << 5
<10,20> HDD_FALL_INT << 6
<12> PCH_GPIO85 << 7
<12,23> 3.3V_TS_EN << 8

10K_8P4R_5%

SATA Impedance Compensation

+PCH_ASATA3PLL

SATA_COMP 1 2 RC17 3.01K_0402_1%

CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

HDA for Codec

<21> PCH_AZ_CODECS_DOUT << PCH_AZ_SDOUT 1 33_0402_5%
RC19
<21> PCH_AZ_CODECS_SYNC << PCH_AZ_SYNC 1 33_0402_5%
RC20
<21> PCH_AZ_CODECS_RST# << PCH_AZ_RST# 1 33_0402_5%
RC22
<21> PCH_AZ_CODECS_BITCLK << PCH_AZ_BITCLK 1 33_0402_5%
RC23
EMC @ 2
33_0402_5%

Reserve for EMI

WWW.AliSaler.Com

SATA0	SATA1	PCB	SATA2/PCIE6 L1	SATA3/PCIE6 L0	
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H12 Entry	NA	NA	
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIE6_L1 contact to WWAN SATA3/PCIE6 L0 contact to WLAN
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H14D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H14U_En	NA	NA	
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIE6_L1 contact to WWAN SATA3/PCIE6 L0 contact to WLAN
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H15D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H15U_En	NA	Express card	contact to Express card

for DOCK

SATA HDD

SSD Cache (PCIE)

SSD Cache/HCA (SATA/PCIE)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (1/12)

LA-A901P

Rev 0.3

Size Document Number

Date: Thursday, March 06, 2014 Sheet 6 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

[illegible][illegible][illegible][illegible][illegible]

UMA SATA port

Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH

ME_FWP_EC 2 1 ME_FWP
@ RC301 0.0402_5%
PT,ST pop RC2 and SW1; MP pop RC301

RC2 1K_0402_5%

<36> ME_FWP_EC << ME_FWP

SW1
A
B
C
G1
G2
SS3-CMFTQR9_3P

ME_FWP PCH has internal 20K PD.
(suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

+RTC_CELL

RC1 330K_0402_5%
PCH_INTVRMEN

CC1 1 2 PCH_RTCX1_R 1 2 PCH_RTCX1
12P_0402_50V8J @ RC4 0.0402_5% 10M_0402_5%

YC1 32.768KHZ_12.5PF_9H03220008

CC2 1 2 PCH_RTCX2 1 2 PCH_RTCX2
12P_0402_50V8J

RC9 1 2 1M_0402_5%
RC10 1 2 20K_0402_5%
RC8 2 20K_0402_5%

+RTC_CELLO

CC3 1 2 1U_0402_6.3V6K
CMOS place near DIMM

CMOS_CLR1 CMOS setting
Shunt Clear CMOS
Open Keep CMOS

+1.05V_M

RC14 2 1 PCH_JTAG_TDI 1 51_0402_5%
RC15 2 1 PCH_JTAG_TDO 1 51_0402_5%
RC16 2 1 PCH_JTAG_TMS 1 51_0402_5%
RC18 2 1 PCH_JTAG_JTAGX 1 51_0402_5%
@ RC18 1K_0402_1%

CC4 1 2 1U_0402_6.3V6K

CC5 1 2 1U_0402_6.3V6K

RC21 2 1 PCH_JTAG_TCK 1 51_0402_5%

+1.05V_M

RC300 1 2 10K_0402_5%
@ CC100 1U_0402_6.3V6K

<9> PCH_JTAG_TRST# << PCH_JTAG_TRST# AU62
<9> PCH_JTAG_TCK << PCH_JTAG_TCK AE62
<9> PCH_JTAG_TDI << PCH_JTAG_TDI AD61
<9> PCH_JTAG_TDO << PCH_JTAG_TDO AE61
<9> PCH_JTAG_TMS << PCH_JTAG_TMS AD62
<9> PCH_JTAG_TMS << PCH_JTAG_TMS AL11
AC9
AE63
AV2

PM_TEST_RST

<9> PCH_JTAG_JTAGX << PCH_JTAG_JTAGX

BDW_ULT_DDR3L_BGA1188 5 OF 19

SATA_RNO/PERN6_L3 J5 << SATA_PRX_DKTX_N0_C <34>
SATA_RPO/PERP6_L3 B15 << SATA_PRX_DKTX_P0_C <34>
SATA_TNO/PETN6_L3 A15 << SATA_PTX_DKRX_N0_C <34>
SATA_TP0/PETP6_L3 << SATA_PTX_DKRX_P0_C <34>

SATA_RN1/PERN6_L2 J8 << SATA_PRX_DTX_N1 <20>
SATA_RP1/PERP6_L2 B17 << SATA_PRX_DTX_P1 <20>
SATA_TN1/PETN6_L2 << SATA_PTX_DRX_N1 <20>
SATA_TP1/PETP6_L2 << SATA_PTX_DRX_P1 <20>

SATA_RN2/PERN6_L1 J6 << PCIE_PRX_SATATX_N6_L1 <30>
SATA_RP2/PERP6_L1 B14 << PCIE_PRX_SATATX_P6_L1 <30>
SATA_TN2/PETN6_L1 C15 << PCIE_PTX_SATARX_N6_L1 <30>
SATA_TP2/PETP6_L1 << PCIE_PTX_SATARX_P6_L1 <30>

SATA_RN3/PERN6_L0 F5 << PCIE_PRX_SATATX_N6_L0 <30>
SATA_RP3/PERP6_L0 E5 << PCIE_PRX_SATATX_P6_L0 <30>
SATA_TN3/PETN6_L0 D17 << PCIE_PTX_SATARX_N6_L0 <30>
SATA_TP3/PETP6_L0 << PCIE_PTX_SATARX_P6_L0 <30>

SATA0GP/GPIO34 V1 << MPCIE_RST# <12>
SATA1GP/GPIO35 U1 << HDD_DET# <12,20>
SATA2GP/GPIO36 V6 << SATA2_PCIE6_L1 <12,35>
SATA3GP/GPIO37 AC1 << mCARD_PCIE#_SATA <12,36>

SATA_IREF L11 << PCH_ASATA3PLL
RSVD X10
RSVD X12
SATA_COMP X12
SATA_ACT# U3 << SATA_ACT# <39>

<10> DGPU_PWROK << <10,20> HDD_FALL_INT << <12> PCH_GPIO85 << <12,23> 3.3V_TS_EN <<

RPC18 5 4 3 2 1
10K_8P4R_5%

+3.3V_RUN

SATA Impedance Compensation

+PCH_ASATA3PLL

SATA_COMP 1 2 RC17
3.01K_0402_1%

CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

HDA for Codec

<21> PCH_CODEC_SDOUT << PCH_AZ_SDOUT 1 33_0402_5%
RC19 1 33_0402_5%
PCH_AZ_SYNC << PCH_AZ_SYNC 1 33_0402_5%
RC20 1 33_0402_5%
PCH_AZ_RST# << PCH_AZ_RST# 1 33_0402_5%
RC22 1 33_0402_5%
PCH_AZ_BITCLK << PCH_AZ_BITCLK 1 33_0402_5%
RC23 1 33_0402_5%
EMC @ 2

2P_0402_50V8J

RESERVE FOR EMI

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (1/12)

LA-A901P

Rev 0.3

Size Document Number

Date: Thursday, March 06, 2014 Sheet 6 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.AliSaler.Com

[illegible][illegible]

UMA SATA port

SATA0	SATA1	PCB	SATA2/PCIe L1	SATA3/PCIe L0	
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H12 Entry	NA	NA	
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H14D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H14U_En	NA	NA	
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H15D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H15U_En	NA	Express card	contact to Express card

Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH

ME_FWP_EC @ RC301 0.0402_5% PT,ST pop RC2 and SW1; MP pop RC301

<36> ME_FWP_EC

SW1

A B C G1 G2

SS3-CMFTQR9_3P

ME_FWP PCH has internal 20K PD. (suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE

High - Enable Internal VRs
Low - Enable External VRs

+RTC_CELL

RCT 330K 0.402_5%

PCH_INTVRMEN

CC1 12P_0402_50V8J

PCH_RTCX1_R @ RC4 0.0402_5%

PCH_RTCX1

YC1 32.768KHZ_12.5PF_9H03220008

CC2 12P_0402_50V8J

PCH_RTCX2

RTX1 RTX2 INTRUDER# INTRUDER INTVRMEN SRTCST# SRTCST# PCH_RTCRST#

<9> PCH_RTCRST#

CC3 1U_0402_6.3V6K

CMOS place near DIMM

CMOS_CLR1 CMOS setting
Shunt Clear CMOS
Open Keep CMOS

+1.05V_M

RC14 51 0402_5% PCH_JTAG_TDI
RC15 51 0402_5% PCH_JTAG_TDO
RC16 51 0402_5% PCH_JTAG_TMS
RC18 1K 0402_1% PCH_JTAG_JTAGX
@ RC18

@ RC21 51 0402_5% PCH_JTAG_TCK

+1.05V_M

@ RC300 10K 0402_5%

@ CC100 1U_0402_6.3V6K

<9> PCH_JTAG_TRST#
<9> PCH_JTAG_TCK
<9> PCH_JTAG_TDI
<9> PCH_JTAG_TDO
<9> PCH_JTAG_TMS

PCH_JTAG_TRST# AE62
PCH_JTAG_TCK AE61
PCH_JTAG_TDI AE61
PCH_JTAG_TDO AE61
PCH_JTAG_TMS AL11
AC9
AE63
AV2

PM_TEST_RST

<9> PCH_JTAG_JTAGX

HDA_BCLK/I2S0_SCLK
HDA_SYNC/I2S0_SFRM
HDA_RST/I2S0_MCLK
HDA_SDIO/I2S0_RXD
HDA_SDIO/I2S0_TXD
HDA_DOCK_EN/I2S1_TXD
HDA_DOCK_RST/I2S1_SFRM
I2S1_SCLK

PCH_TRST#
PCH_TCK
PCH_TDI
PCH_TDO
PCH_TMS
RSVD
RSVD
JTAGX
RSVD

BDW_ULF-DDR3L_BGA1188 5 OF 19

SATA_RNO/PERN6_L3 J5
SATA_RPO/PERP6_L3 B15
SATA_TNO/PETN6_L3 A15
SATA_TP/PETP6_L3

SATA_PRX_DKT_X_N0_C <34>
SATA_PRX_DKT_X_P0_C <34>
SATA_PT_X_DRX_N0_C <34>
SATA_PT_X_DRX_P0_C <34>

SATA_RN1/PERN6_L2 J8
SATA_RP1/PERP6_L2 H8
SATA_TN1/PETN6_L2 A17
SATA_TP1/PETP6_L2 B17

SATA_PRX_DTX_N1 <20>
SATA_PRX_DTX_P1 <20>
SATA_PT_X_DRX_N1 <20>
SATA_PT_X_DRX_P1 <20>

SATA_RN2/PERN6_L1 J6
SATA_RP2/PERP6_L1 H6
SATA_TN2/PETN6_L1 B14
SATA_TP2/PETP6_L1 C15

PCIE_PRX_SATATX_N6_L1 <30>
PCIE_PRX_SATATX_P6_L1 <30>
PCIE_PT_X_SATARX_N6_L1 <30>
PCIE_PT_X_SATARX_P6_L1 <30>

SATA_RN3/PERN6_L0 F5
SATA_RP3/PERP6_L0 E5
SATA_TN3/PETN6_L0 C17
SATA_TP3/PETP6_L0 D17

PCIE_PRX_SATATX_N6_L0 <30>
PCIE_PRX_SATATX_P6_L0 <30>
PCIE_PT_X_SATARX_N6_L0 <30>
PCIE_PT_X_SATARX_P6_L0 <30>

SATA0GP/GPIO34 V1
SATA1GP/GPIO35 U1
SATA2GP/GPIO36 V6
SATA3GP/GPIO37 AC1

MPCIE_RST# <12>
HDD_DET# <12,20>
SATA2_PCIE6_L1 <12,35>
mCARD_PCIE#_SATA <12,36>

SATA_IREF RSVD
SATA_COMP RSVD
SATA_ACT# RSVD

→PCH_ASATA3PLL

SATA_ACT# <39>

<10> DGPU_PWROK
<10,20> HDD_FALL_INT
<12> PCH_GPIO85
<12,23> 3.3V_TS_EN

RPC18 10K_8P4R_5%

+3.3V_RUN

SATA Impedance Compensation

+PCH_ASATA3PLL

SATA_COMP 3.01K 0402_1%

RC17

CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

HDA for Codec

<21> PCH_AZ_CODECS_SDOUT << RC19 33 0402_5% PCH_AZ_SDOUT
<21> PCH_AZ_CODECS_SYNC << RC20 33 0402_5% PCH_AZ_SYNC
<21

UMA SATA port

Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH

ME_FWP_EC 2 1 ME_FWP
@ RC301 0.0402_5%
PT,ST pop RC2 and SW1; MP pop RC301

RC2 1K_0402_5%

<36> ME_FWP_EC << ME_FWP

SW1
A
B
C
G1
G2
SS3-CMFTQR9_3P

ME_FWP PCH has internal 20K PD.
(suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

+RTC_CELL

RC1 330K_0402_5%
PCH_INTVRMEN

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

CC1 1 2 PCH_RTCX1_R 1 2 0.0402_5%
@ RC4

PCH_RTCX1

CC2 1 2 PCH_RTCX2 1 2 0.0402_5%
@ RC7

PCH_RTCX2

CC3 1 2 1U_0402_6.3V6K
@ CC4

CMOS place near DIMM

CMOS_CLR1 CMOS setting
Shunt Clear CMOS
Open Keep CMOS

+1.05V_M

RC14 2 1 PCH_JTAG_TDI 1 51_0402_5%
RC15 2 1 PCH_JTAG_TDO 1 51_0402_5%
RC16 2 1 PCH_JTAG_TMS 1 51_0402_5%
@ RC18 1 51_0402_5%
PCH_JTAG_JTAGX 1 51_0402_5%
@ RC21 2 1 PCH_JTAG_TCK 1 51_0402_5%

+1.05V_M

RC300 1 2 10K_0402_5%
@ CC100 1 2 1U_0402_6.3V6K

<9> PCH_JTAG_TRST# << PCH_JTAG_TRST# AU62
<9> PCH_JTAG_TCK << PCH_JTAG_TCK AE62
<9> PCH_JTAG_TDI << PCH_JTAG_TDI AD61
<9> PCH_JTAG_TDO << PCH_JTAG_TDO AE61
<9> PCH_JTAG_TMS << PCH_JTAG_TMS AD62
<9> PCH_JTAG_TMS << PCH_JTAG_TMS AL11
AC9
AE63
AV2

PM_TEST_RST

<9> PCH_JTAG_JTAGX << PCH_JTAG_JTAGX

BDW_ULT_DDR3L_B0A1188
5 OF 19

SATA_RNO/PERN6_L3 J5 << SATA_PRX_DKTX_N0_C <<34>
SATA_RPO/PERP6_L3 B15 << SATA_PRX_DKTX_P0_C <<34>
SATA_TN0/PETN6_L3 A15 << SATA_PTX_DKRX_N0_C <<34>
SATA_TP0/PETP6_L3 << SATA_PTX_DKRX_P0_C <<34>

SATA_RN1/PERN6_L2 J8 << SATA_PRX_DTX_N1 <<20>
SATA_RP1/PERP6_L2 B17 << SATA_PRX_DTX_P1 <<20>
SATA_TN1/PETN6_L2 << SATA_PTX_DRX_N1 <<20>
SATA_TP1/PETP6_L2 << SATA_PTX_DRX_P1 <<20>

SATA_RN2/PERN6_L1 J6 << PCIE_PRX_SATATX_N6_L1 <<30>
SATA_RP2/PERP6_L1 B14 << PCIE_PRX_SATATX_P6_L1 <<30>
SATA_TN2/PETN6_L1 C15 << PCIE_PTX_SATARX_N6_L1 <<30>
SATA_TP2/PETP6_L1 << PCIE_PTX_SATARX_P6_L1 <<30>

SATA_RN3/PERN6_L0 F5 << PCIE_PRX_SATATX_N6_L0 <<30>
SATA_RP3/PERP6_L0 E5 << PCIE_PRX_SATATX_P6_L0 <<30>
SATA_TN3/PETN6_L0 D17 << PCIE_PTX_SATARX_N6_L0 <<30>
SATA_TP3/PETP6_L0 << PCIE_PTX_SATARX_P6_L0 <<30>

SATA0GP/GPIO34 V1 << MPCIE_RST# <<12>
SATA1GP/GPIO35 U1 << HDD_DET# <<12,20>
SATA2GP/GPIO36 V6 << SATA2_PCIE6_L1 <<12,35>
SATA3GP/GPIO37 AC1 << mCARD_PCIE#_SATA <<12,36>

SATA_IREF L11 << PCH_ASATA3PLL
RSVD X10
RSVD X12
SATA_COMP X12
SATA_ACT# U3 << SATA_ACT# <<39>

<10> DGPU_PWROK <<39>
<10,20> HDD_FALL_INT <<39>
<12> PCH_GPIO85 <<39>
<12,23> 3.3V_TS_EN <<39>

10K_8P4R_5%

SATA Impedance Compensation

+PCH_ASATA3PLL

SATA_COMP 1 2 RC17 3.01K_0402_1%

CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

HDA for Codec

<21> PCH_CODEC_SDOOUT << PCH_AZ_SDOOUT 1 33_0402_5%
RC19 1 33_0402_5%
<21> PCH_CODEC_SYNC << PCH_AZ_SYNC 1 33_0402_5%
RC20 1 33_0402_5%
<21> PCH_CODEC_RST# << PCH_AZ_RST# 1 33_0402_5%
RC22 1 33_0402_5%
<21> PCH_CODEC_BITCLK << PCH_AZ_BITCLK 1 33_0402_5%
RC23 1 33_0402_5%
EMC @ 2
2P_0402_50V8J
@ CC5

Reserve for EMI

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (1/12)

LA-A901P

Rev 0.3

Size Document Number

Date: Thursday, March 06, 2014 Sheet 6 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.AliSaler.Com

UMA SATA port

SATA0	SATA1	PCB	SATA2/PCIe L1	SATA3/PCIe L0	
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H12 Entry	NA	NA	
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H14D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H14U_En	NA	NA	
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H15D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H15U_En	NA	Express card	contact to Express card

[illegible][illegible][illegible][illegible][illegible][illegible]

UMA SATA port

SATA0	SATA1	PCB	SATA2/PCIe L1	SATA3/PCIe L0	
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H12 Entry	NA	NA	
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H14D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H14U_En	NA	NA	
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG	SATA2/PCIe6_L1 contact to WWAN SATA3/PCIe6 L0 contact to WLAN
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)	contact to WWAN
NA	HDD	H15D_En	NA	M2 3030 WIGIG	contact to WLAN
NA	HDD	H15U_En	NA	Express card	contact to Express card

Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH

ME_FWP_EC @ RC301 0.0402_5% PT,ST pop RC2 and SW1; MP pop RC301

<36> ME_FWP_EC

SW1 SS3-CMFTQR9_3P

ME_FWP PCH has internal 20K PD. (suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE
High - Enable Internal VRs
Low - Enable External VRs

+RTC_CELL

PCH_INTVRMEN

PCH_RTCX1_R @ RC4 0.0402_5%

PCH_RTCX1

PCH_RTCX2

PCH_RTCX3

PCH_RTCX4

PCH_RTCX5

PCH_RTCX6

PCH_RTCX7

PCH_RTCX8

PCH_RTCX9

PCH_RTCX10

PCH_RTCX11

PCH_RTCX12

PCH_RTCX13

PCH_RTCX14

PCH_RTCX15

PCH_RTCX16

PCH_RTCX17

PCH_RTCX18

PCH_RTCX19

PCH_RTCX20

PCH_RTCX21

PCH_RTCX22

PCH_RTCX23

PCH_RTCX24

PCH_RTCX25

PCH_RTCX26

PCH_RTCX27

PCH_RTCX28

PCH_RTCX29

PCH_RTCX30

PCH_RTCX31

PCH_RTCX32

PCH_RTCX33

PCH_RTCX34

PCH_RTCX35

PCH_RTCX36

PCH_RTCX37

PCH_RTCX38

PCH_RTCX39

PCH_RTCX40

PCH_RTCX41

PCH_RTCX42

PCH_RTCX43

PCH_RTCX44

PCH_RTCX45

PCH_RTCX46

PCH_RTCX47

PCH_RTCX48

PCH_RTCX49

PCH_RTCX50

PCH_RTCX51

PCH_RTCX52

PCH_RTCX53

PCH_RTCX54

PCH_RTCX55

PCH_RTCX56

PCH_RTCX57

PCH_RTCX58

PCH_RTCX59

PCH_RTCX60

PCH_RTCX61

PCH_RTCX62

PCH_RTCX63

PCH_RTCX64

PCH_RTCX65

PCH_RTCX66

PCH_RTCX67

PCH_RTCX68

PCH_RTCX69

PCH_RTCX70

PCH_RTCX71

PCH_RTCX72

PCH_RTCX73

PCH_RTCX74

PCH_RTCX75

PCH_RTCX76

PCH_RTCX77

PCH_RTCX78

PCH_RTCX79

PCH_RTCX80

PCH_RTCX81

PCH_RTCX82

PCH_RTCX83

PCH_RTCX84

PCH_RTCX85

PCH_RTCX86

PCH_RTCX87

PCH_RTCX88

PCH_RTCX89

PCH_RTCX90

PCH_RTCX91

PCH_RTCX92

PCH_RTCX93

PCH_RTCX94

PCH_RTCX95

PCH_RTCX96

PCH_RTCX97

PCH_RTCX98

PCH_RTCX99

PCH_RTCX100

PCH_RTCX101

PCH_RTCX102

PCH_RTCX103

PCH_RTCX104

PCH_RTCX105

PCH_RTCX106

PCH_RTCX107

PCH_RTCX108

PCH_RTCX109

PCH_RTCX110

PCH_RTCX111

PCH_RTCX112

PCH_RTCX113

PCH_RTCX114

PCH_RTCX115

PCH_RTCX116

PCH_RTCX117

PCH_RTCX118

PCH_RTCX119

PCH_RTCX120

PCH_RTCX121

PCH_RTCX122

PCH_RTCX123

PCH_RTCX124

PCH_RTCX125

PCH_RTCX126

PCH_RTCX127

PCH_RTCX128

PCH_RTCX129

PCH_RTCX130

PCH_RTCX131

PCH_RTCX132

PCH_RTCX133

PCH_RTCX134

PCH_RTCX135

PCH_RTCX136

PCH_RTCX137

PCH_RTCX138

PCH_RTCX139

PCH_RTCX140

PCH_RTCX141

PCH_RTCX142

PCH_RTCX143

PCH_RTCX144

PCH_RTCX145

PCH_RTCX146

PCH_RTCX147

PCH_RTCX148

PCH_RTCX149

PCH_RTCX150

PCH_RTCX151

PCH_RTCX152

PCH_RTCX153

PCH_RTCX154

PCH_RTCX155

PCH_RTCX156

PCH_RTCX157

PCH_RTCX158





PCH_RTCX159

PCH_RTCX160




PCH_RTCX161

PCH



[illegible]




MMI →



PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	NA



Reserve for EMI



support SPI TPM	
LPC_0	LPC_1
SIO	DOCK
MEC	DEBUG

Compal Electronics, Inc.



CPU (2/12)


LA-A901B




LA-A901P

LA-A901P


Date: Thursday, March 06, 2014 Sheet 7 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







PCIE for UMA



PCB	USB2 7
H12 UMA	WWAN
H12 Entry	NA
H14 DSC	WWAN
H14 UMA	WWAN
H14D_En	NA
H14U_En	NA
H15 DSC	WWAN
H15 UMA	WWAN
H15D_En	NA
H15U_En	NA



PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	NA

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

CPU (6/12)

LA-A901P

Thursday, March 06, 2014

Sheet 11 of 53










TOP-BLOCK SWAP OVERRIDE		DIMM Detect		TLS CONFIDENTIALITY		No Reboot on TCO Timer expiration	
HIGH	ENABLE	HIGH	1 DIMM	HIGH	ENABLE	HIGH	ENABLE
LOW(DEFAULT)	DISABLE	LOW	2 DIMM	LOW(DEFAULT)	DISABLE	LOW(DEFAULT)	DISABLE

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
CPU (7/12)			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date	Thursday, March 06, 2014	Sheet	12 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CFG STRAPS for CPU



EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE	
CFG0	1:(Default) Normal Operation; No stall 0:Lane Reversed

PCH/PCH LESS MODE SELECTION	
CFG1	1:(Default) Normal Operation 0:Lane Reversed

SAFE MODE BOOT	
CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED

NO SVID PROTOCOL CAPABLE VR CONNECTED	
CFG9	1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity

ALLOW THE USE OF NOA ON LOCKED UNITS	
CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegrardless of the locking of the unit


Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.		
Title CPU (8/12)		
Size	Document Number LA-A901P	Rev 0.3
Date	Thursday, March 06, 2014	Sheet 13 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Package Daisy Chain:

- 1.B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
- 2.A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
- 3.AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
- 4.AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		CPU (9/12)	
Size	Document Number	LA-A901P	Rev 0.3
Date	Thursday, March 06, 2014	Sheet 14	of 53



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.









VCC_SENSE





Voltage Supply	Interface (power rail isolation required)	PCH Pins sharing power rail
V1.05s	Core DP1 HSIO USB2 CLKPLL CLK(A) CLK(B) CLK(C)	J11, H11, H15, AE6, AF22 AA21, W21 K9, L10, N8, P8, B18, B11, M9 AG16, AG17 A20 R21, T21 J18, K19 J17
V3.3 _A	GPIO RTC HDA	AC9, AA9, AE20, AE21 AH11 AH14
V3.3 _S	GPIO SDIO Thermal Sensor	V8, W9 U8, T9 K14, K16





DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (12/12)

Title		Rev
Size	Document Number	
LA-A901P		0.3
Date:	Thursday, March 06, 2014	Sheet 17 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




H=4mm Reverse Type


<< DDR_B_DQS#[0..7] >>
<< DDR_B_DQ[0..63] >>
<< DDR_B_DQS[0..7] >>
<< DDR_B_MA[0..15] >>

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



Layout Note:
Place near JDIMM2



Layout Note:
Place near
JDIMM2.203,204



+3.3V_RUN
@ RD27 2 1 0.0402_5%



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title		DDR3L	
Size		Document Number	
Date:		Thursday, March 06, 2014	
Sheet		19 of 53	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


SATA Repeater








	DEW2 PIN6	HDD_B_PRE PIN8	HDD_A_PRE PIN9	HDD_B_EQ2 PIN13	DEW1 PIN16	HDD_A_EQ PIN17	HDD_A_EQ2 PIN18	HDD_B_EQ PIN19
Pericom PI3EQX6741ST	NC	PD (RN11)	NC (IFU)	PD (RN25)	NC	NC	PH (RN22)	PD (RN16)
TI SN75LVCP601	NC (IFU)	PD (RN11)	PD (RN9)	PD (RN25)	NC (IFU)	PD (RN13)	PD (RN23)	NC
Parade PS8527C	PD (RN19)	PD (RN11)	PH (RN8)	PD (RN25)	NC	NC	PH (RN22)	NC

			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 NC 1	3dB 6dB 9dB	3dB 6dB 9dB	0 NC 1	0dB 0dB 1.5dB	0dB 0dB 1.5dB
2nd	TI	0 NC 1	7dB 0dB 14dB	7dB 0dB 14dB	0 NC 1	0dB -6dB -3dB	0dB -6dB -3dB
3rd	Parade	EQ2 EQ1	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0 M	2.4dB	2.4dB			
		0 0	7.4dB	7.4dB			
		0 1	14.4dB	14.4dB			
		M M	12.2dB	12.2dB	0 M	-3.5dB	-3.5dB
		M 0	9.4dB	9.4dB	1	-1.5dB	-1.5dB
		M 1	13.3dB	13.3dB			
		1 M	6.2dB	6.2dB			
		1 0	11.2dB	11.2dB			
		1 1	5dB	5dB			



* red color is current setting



For Lite-On dirty shutdown
TPS22965 EOL change to TPS22967



Place near HDD CONN



Free Fall Sensor

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

HDD CONN

Size Document Number **LA-A901P** Rev 0.3


Date Thursday, March 06, 2014 Sheet 20 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





	TYP. Current (mA)			Max Current (mA)			TYP.Watt	MAX.Watt
Cond./Voltage	1.0V	1.0 LP	3.3	1.13	1.13 LP	3.63	1.0/3.3	1.13/3.63
ROOM (40)	711	4.42	72	786	5.29	74	0.95302	1.1627777

Low Power Mode by external FET switch



VMM2320 Operation power consumption for 1.0V=1.464A (Max)

PRODUCT SUMMARY (S13456DDV)				
V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A) ^d	Q_g (Typ.)	
30	0.040 at $V_{GS} = 10$ V	6.3	2.8 nC	
	0.050 at $V_{GS} = 4.5$ V	5.7		



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

DP 1.2 MST HUB		
Size	Document Number	Rev
	LA-A901P	0.3
Date	Thursday, March 06, 2014	Sheet 22 of 53


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




For Touchscreen




WebCAM



Backlight POWER



LCDVDD POWER



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

eDP CONN & Touch screen






LA-A901P

0.3


Date: Thursday, March 06, 2014

Sheet 23 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



ESD Request



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDMI CONN



LA-A901P

Date: Thursday, March 06, 2014 Sheet 24 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.AliSaler.Com


PCB	DP SWITCH
H12 UMA	PS8338+PS8339
H12 Entry	PS8339
H14 DSC	PS8338
H14 UMA	PS8338
H14D_En	PS8338
H14U_En	PS8338
H15 DSC	PS8338
H15 UMA	PS8338
H15D_En	PS8338
H15U_En	PS8338




Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O
For Control Switching Mode (CFG0 = L):
SW = L: Port1 is selected (default)
SW = H: Port2 is selected
For Automatic Switching Mode (CFG0 = H):
SW = L: Port1 has higher priority when both ports are plugged (default)
SW = H: Port2 has higher priority when both ports are plugged

<10> DDI2_LANE_P0
<10> DDI2_LANE_N0
<10> DDI2_LANE_P1
<10> DDI2_LANE_N1
<10> DDI2_LANE_P2
<10> DDI2_LANE_N2
<10> DDI2_LANE_P3
<10> DDI2_LANE_N3

<10> CPU_DPC_AUX
<10> CPU_DPC_AUX#





for support TMDS signal need contact SCL/SDA to P22.23
CPU_DPC_AUX
CPU_DPC_AUX#




<10> DPC_HPD
PS8338B_P1
PS8338B_P0

PS8338B_CFG0
PS8338B_PC10
PS8338B_PC11
PS8338B_PC20
PS8338B_PC21
PS8338B_PEQ



Dock has high priority when both ports plugged



AUX/DDC SW for DPB to E-DOCK



AUX/DDC SW for DPC to E-DOCK



	DP	HDMI
DPB_CA_DET	0	1
DPC_CA_DET	0	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.			
Title			
DP SW			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	25 of 53

source from VMM2320



PCB	VGA SWITCH
H12 UMA	NA
H12 Entry	NA
H14 DSC	PI3V713
H14 UMA	PI3V713
H14D_En	NA
H14U_En	NA
H15 DSC	PI3V713
H15 UMA	PI3V713
H15D_En	NA
H15U_En	NA



SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SP1



ESD Request



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

VGA SW & VGA Conn

LA-A901P





0.3

Date: Thursday, March 06, 2014

Sheet 26 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

USH & TPM

LA-A901P

Rev 0.3


Title

Size

Document Number

Date: Thursday, March 06, 2014

Sheet 27 of 53




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

LAN




LA-A901P

Thursday, March 06, 2014 Sheet 28 of 53






Sheet 29 of 53







check port mapping

DOCKED	function
1	Dock
0	M/B







check port mapping




DOCKED_LIO_RN	function
1	Dock
0	M/B



PCB	USB2 0	USB2 3
H12 UMA	USB3102	NX3DV221
H12 Entry	NA	NA
H14 DSC	USB3102	NX3DV221
H14 UMA	USB3102	NX3DV221
H14D_En	NA	NA
H14U_En	NA	NA
H15 DSC	USB3102	NX3DV221
H15 UMA	USB3102	NX3DV221
H15D_En	NA	NA
H15U_En	NA	NA



ESD Request









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title	USB3.0	Rev	0.3
Size	Document Number	LA-A901P	
Date:	Thursday, March 06, 2014	Sheet	31 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title			
USB SW			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	32 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.AliSaler.Com

Houston 14 support NFC on USH






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
NFC		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 33 of 53



Setting for Thermal Design

5085 Channel	Location
DP1/DN1	CPU
DP2/DN2	DIMM
DN2a/DP2a	WiGig
DP4/DN4	V.R

Place under CPU

Place CE35 close to the QE3 as possible

SODIMM and CE37 close to QE5

DP2/DN2 for SODIMM on QE5, place QE5 close to SODIMM and CE37 close to QE5

DN2a/DP2a for WiGig on QE7, place QE7 close to WiGig and CE46 close to QE7


DP4/DN4 for skin on QE6, place QE6 close to Vcore VR choke.

Thermal Monitoring Interface Strap Option


HIGH Thermistor Readings

LOW Diode Readings


Rest=1.58K, Tp=96 degree




Touch Pad



Keyboard



RSMRST circuit



@eDP Cable W CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP-CAMERA

@eDP TS Cable W CAM

Part Number	Description
DC02C007C00	H-CONN SET 13D MB-EDP-CAMERA-TS

@eDP Cable W/O CAM

Part Number	Description
DC02C007D00	H-CONN SET 13D MB-EDP

@SATA SPINDLE Cable

Part Number	Description
DC02C007500	H-CONN SET 13D MB-SPINDLE HDD

@SATA Cable

Part Number	Description
DC02C007400	H-CONN SET 13D MB-MSATA HDD

@DC-IN Cable

Part Number	Description
DC301000100	CONN SET 13P DCJACK-MB 20W1003-041110P

@BATT Cable

Part Number	Description
DC02001X800	H-CONN SET 13D MB-BATT CABLE

@LED FFC

Part Number	Description
NBX0001J000	FFC 10P F P0.5 PAD0.3 172MM MB-LED/B 13D

@FP FFC

Part Number	Description
NBX0001JK00	FFC 8P F P0.5 PAD.3 123MM MB-FP VALIDITY

@TP FFC

Part Number	Description
NBX0001J100	FFC 16P F P0.5 PAD=0.3 119MM MB-TP 13D

@USH Board FFC

Part Number	Description
NBX0001J300	FFC 26P G P0.5 PAD.3 88MM MB-USH/B 13D

@RTC BATT

Part Number	Description
GC02001D900	BATT CR2032 3V 225MAH PA 5 W/C 30MM

@FAN

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

@Speak

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	
Keyboard	
Size	Document Number
	LA-A901P
Date	Sheet
Thursday, March 06, 2014	37 of 53


Rev 0.3

+1.05V_MODPHY




if support MODPHY off keep DSC solution
MODPHY timing spec 0.7V/us and <65us


Figure 5-6. Sequencing Requirements between HSIOPC and LPT-LP 1.05V rails and COMP/IREF signals




+1.05V_RUN source



+3.3V_ALW_PCH/+3.3V_M source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power control


LA-A901P

Size Document Number Rev 0.3
Date: Thursday, March 06, 2014 Sheet 38 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




HDD LED solution for White LED





Battery LED




WLAN LED solution for White LED




Breath LED



POWER & INSTANT ON SWITCH





LED board CONN



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1

Fiducial Mark




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title	PAD, LED
Size	Document Number
Date	Thursday, March 06, 2014
Sheet	39 of 53
Rev	0.3





0.675Volt +/- 5%
TDC 0.7 A
Peak Current 1.0 A
OCP Current 2.6 A fix by IC



Mode	S3	S5	+1.35V_MEN	+V_DDR_REF	+0.675V_P
S5	L	L	off	off	off
S3	L	H	on	on	off
S0	H	H	on	on	on


+1.35V_MEM
TDC 6.6 A
Peak Current 9.5 A
OCP Current 11.4 A
TYP MAX
H/S Rds(on) 24mohm , 30mohm
L/S Rds(on) 13.5mohm , 16.5mohm
Choke DCR 7.4mohm
CAP ESR 17mohm



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title	+1.35V_MEN/+0.675V_DDR_VTT	
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 42 of 53


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title		
+1.05V_M		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 43 of 53


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS




+1.5V_RUN
TDC 0.47 A
Peak Current 0.67 A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE RELEASED TO THE PUBLIC OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.				
	File				
	+1.5V_RUN				
	Size	Document Number			Rev
		LA-A901P			0.3
	Date:	Thursday, March 06, 2014		Sheet 44 of 53	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

+VCC_CORE

LA-A901P

Rev 0.3

CHARGER_SMBCLK
CHARGER_SMBDAT
pull up 10K in HW side (R827 R828)

TYP	MAX
H/S Rds(on)	7.4mohm ; 8.8mohm
L/S Rds(on)	2.6mohm ; 3.1mohm
Choke DCR	5.8mohm ; 7.0mohm

Near PL701

+PWR_SRC

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Charger

LA-A901P

Rev 0.3


Date: Thursday, March 06, 2014

Sheet 46 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION/DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

WWW.AliSaler.Com

Purpose: Trigger PROCHOT# when active battery is removed from system.
Allows EC to re-establish system performance for battery next in line.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Selector

Number **LA-A901P**

Date: Thursday, March 06, 2014 Sheet 47 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL'). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title		
PROCESSOR DECOUPLING		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 48 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Version Change List (P. I. R. List)


[illegible]

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	6	HW	2013/10/8	COMPAL	Follow intel reference circuit.	Add CC100, RC300 on CPU pin AC4, net name is PM_TEST_RST	0.2(X01)
2	27	HW	2013/10/8	COMPAL	Dell drop POA function.	Change JUSH1 from 26 pin to 20 pin, pin define follow E5	0.2(X01)
3	36	HW	2013/10/8	COMPAL	Dell drop POA function.	remove POA_WAKE# off page symbol remove POA_ON/OFF#,make UE2.B62 to be NC pin	0.2(X01)
4	22	HW	2013/10/9	COMPAL	IC version changed.	VMM2320 circuit change: 1. UV8 from VMM2320 change to VMM 2330 (SA00007G800) 2. UV8 pin J3, E5 to +1.05V_RUN 3. VMM_SPI_WP# reserved RV517, 2.2K resistor PU to +3.3V_RUN_VMM 4. VMM_GPIO4,reserved RV518, 2.2K resistor PU to +3.3V_RUN_VMM 5. VMM_GPIO5 reserved RV519, 2.2K resistor PU to +3.3V_RUN_VMM 6. add QV20,CZ69,RV210,RV212,QV21 external FET switch circuit 7. UV8 pin B5, B6 change to +3.3V_RUN_VMM 8. LP_CTL add RV516, 2.2K resistor PU to +3.3V_RUN_VMM 9. Depop RV73 10. add LP_EN on UV8.A5 (10/18) 11. depop QV20,CZ69,RV210,RV212, QV21 external FET switch circuit (10/24) 12.RPV2 pin1 & pin2 NC (11/4)	0.2(X01)
5	23	HW	2013/10/9	COMPAL	Follow EMC suggestion	Change LI1,LI2,LI3,LI4,LI5,LI6,LI7,LI8,LI9,LV3,LV6,LV10,LV12,LV27 From SM070003K00 (S COM FI_ CHILISIN CMMI21T-900Y-N) To SM070003Y00 (S COM FI_ MURATA DLW21HN900HQ2L)	0.2(X01)
6	9	HW	2013/10/9	COMPAL	reserved for S3 within 2s , system shutdown issue debug.	add RC26, , reserved RC27.	0.2(X01)
7	36	HW	2013/10/9	COMPAL	board ID change.	RE79 change to 130K	0.2(X01)
8	36	HW	2013/10/14	COMPAL	follow intel latest design guide.	pop RE56 and change from 8.2K to 10K , it's RESET_OUT# pull down resistor	0.2(X01)
9	7	HW	2013/10/16	COMPAL	RF requirement.	add CC14, CC15 and move CC12, CC13 to behind the resistor (RC72)	0.2(X01)
10	20,23,31,32	HW	2013/10/17	COMPAL	follow ESD recommend list.	change all ESD diode CPN change DI2, DI3, DI5, DV4 from SCA00001100(S ZEN ROW PJDLCO5C 3P C/A SOT23) to SC600001600(S DIO ROW AZC199-02S.R7G C/C SOT23 ESD) change DI1,DI6,DI4 from SC300002800(S DIO(BR) TVWDF1004AD0 DFN ESD) to SC300002C00(S DIO(BR) L05ESDL5V0NA-4 SLP2510P8 ESD) change DA1,DA2,DA3,DA6,DA7 from SCA00001L00(S ZEN ROW L30ESDL5V0C3-2 C/A SOT23 ESD) to SCA00002900(S ZEN ROW L03ESDL5V0CC3-2 C/A SOT-23 ESD)	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


				Compal Electronics, Inc.			
Title EE P.I.R (1/4)							
Size	Document Number LA-A901P						Rev 0.3
Date	Thursday, March 06, 2014						Sheet 50 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
11	7,38	HW	2013/10/17	COMPAL	for UMA DOCK configure, it support has non-VPRO configure.	add PJP33, PJP34 UC3, CC7, RC50, RC55, RPC12, UZ7, CZ64 change to VPRO@	0.2(X01)
12	38	HW	2013/10/17	COMPAL	power doesn't split VPRO & NPRO BOM.	add RZ41, RZ42, reserve it for VPRO & NVPRO option.	0.2(X01)
13	39	HW	2013/10/17	COMPAL	SSI design will cause LED behavior error.	remove QZ5, QZ7.2 & QZ3.2 change to SYS_LED_MASK#	0.2(X01)
14	20	HW	2013/10/17	COMPAL	To solve Line-on HDD dirty shut down issue.	add UN3, CN3, CN4, PJP7 and reserved it.	0.2(X01)
15	30,36	HW	2013/10/17	COMPAL	follow Dell requirement.	add back SUS_ON, change +3.3V_SUS control pin to SIO_SLP_S4# 1. UL3.3 from SIO_SLP_S4# to SUS_ON 2. UE2.B23 → SUS_ON_EC , RPE10.2 → SUS_ON 3. add RE282(Pop), RE281(depup) 4. add RE279, RE280 (dock only) 5. UE2.B9 → RUN_ON_EC	0.2(X01)
16	23	HW	2013/10/18	COMPAL	follow ESD recommend.	LZ1 change from SM070001N00 to SM070003Y00	0.2(X01)
17	12	HW	2013/10/24	COMPAL	add GPIO pin for DIMM quantity detection.	add DIMM_DET on UC1.U4 to replace PCH_GPIO48, remove	0.2(X01)
18	6	HW	2013/10/24	COMPAL	debug usage.	add RC301	0.2(X01)
19	9	HW	2013/10/28	COMPAL	reserve it to prevent PCH_PLTRST# floating when power on	add RC304, 100K pull down, on PCH_PLTRST#_EC	0.2(X01)
20	30	HW	2013/10/29	COMPAL	New SIM connector has no this pin.	remove UIM_DET on JNGFF2 pin58	0.2(X01)
21	23	HW	2013/10/29	COMPAL	it's designed for Goliad, Houston doesn't need.	remove RZ1	0.2(X01)
22	30	HW	2013/10/29	COMPAL	To solve WWAN can not detec issue.	Add RZ43, 100k pull up for WWAN_PWR_EN	0.2(X01)
23	38	HW	2013/10/29	COMPAL	for support VPRO & NVPRO BOM option.	remove PJP33, PJP34, PJP19 add RZ44, RZ46, RZ47	0.2(X01)
24	12	HW	2013/10/29	COMPAL	To solve backdrive issue.	Change TPM_PIRQ# pull up (RC247) to +3.3V_RUN from +3.3V_ALW_PCH	0.2(X01)
25	37	HW	2013/10/29	COMPAL	Dell request.	add RZ48, RZ49, QZ12 depup UZ5, UZ6, RZ21, RZ22, CZ35,RC91 (11/4) add RZ51, change QZ12 from 3904 to 3906. make RPE6 to be NC pin, add RE88 (11/4)	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

				Compal Electronics, Inc.			
Title EE P.I.R (2/4)							
Size	Document Number LA-A901P						Rev 0.3
Date	Thursday, March 06, 2014						Sheet 51 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
26	30	HW	2013/10/30	COMPAL	Dell doesn't support MODPHY.	add PJP36, depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.2(X01)
27	28	HW	2013/11/04	COMPAL	SSI design will cause LED behavior error.	Change QL1, QL2 contorl pin from MASK_BASE_LEDS# to SYS_LED_MASK#	0.2(X01)
28	21	HW	2013/11/04	COMPAL	EMC request.	Add RA42, RA43.	0.2(X01)
29	21	HW	2013/11/05	COMPAL	follow vender suggestion. It's for 15KV ESD fail issue.	add CA12, CA13 change DA1, DA2, DA3, DA4 from GNDA to GND	0.2(X01)
30	12	HW	2013/11/05	COMPAL	GPIO 14 is sus power well, it has risk to cause back drive.	move TPM_PIRQ# from PCH_GPIO14 to PCH_GPIO17, add T21 on PCH_GPIO14	0.2(X01)
31	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2(X01)
32	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2(X01)
33	28	HW	2013/11/06	COMPAL	For EMI request	RL21~ RL28 change to 2.2 ohm	0.2(X01)
41	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2(X01)
42	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2(X01)
43	9,11,27,35,36	HW	2013/11/20	COMPAL	follow vender suggest to solve "Bo" noise issue	1.UA1 pin22 add RA45 0 ohm PU to +3.3V_RUN_AUDIO 2.UA1 pin21 add RA44 100k ohm to GND	0.2(X01)
44	12,22	HW	2013/11/20	COMPAL	follow vender suggest	1.RPC8 change from 2.2k to 10k 2.UC1.F2 &RPC8.3 change name from I2C0_SDA to PCH_GPIO4 3.UC1.F3 &RPC8.4 change name from I2C0_SCL to PCH_GPIO5 4.UC1.G4 &RPC8.1 change name from I2C1_SDA_VMM to PCH_GPIO6 5.UC1.F1 &RPC8.2 change name from I2C1_SCL_VMM to PCH_GPIO7 6.RPV2.1 connect to I2C1_SDA_VMM 8.RPV2.2 connect to I2C1_SCL_VMM	0.2(X01)
45	22	HW	2013/11/27	COMPAL	To solve CRT display jitter issue	LV23,LV25 change from BLM15AX102SN1D to BLM15PX181SN1D	0.2(X01)
46	36,37	HW	2013/11/27	COMPAL	Base on Pre-PT RSMRST EA result	1.POP RE88,UZ6,RE51 2.remove QZ12,RZ48,RZ49,RZ50	0.2(X01)
47	6	HW	2013/11/29	COMPAL	follow intel DG, ESR MAX=50 ohm	Change YC1 from SJ100001K00(S CRYSTAL 32.768KHZ Q13FC1350000400) to SJ10000LD00(S CRYSTAL 32.768KHZ 12.5PF 9H03220008)	0.2(X01)
48	22	HW	2013/12/10	COMPAL	follow vender suggestion	1. change LV22,LV24 from SM01000N400(S SUPPRE_MURATA BLM15AX102SN1D 0402) to SM01000NO00(S SUPPRE_MURATA BLM15PX181SN1D 0402) 2. change CV82, CV94 from 1uF to 10uF 3. UV8 pin D3 from +1.05V_VMM_VDDTX to+1.05V_VMM_VDD. 4. UV8 Pin H3, E10, H11 change to NC 5. Change UV8 pin B5, B6 from +3.3V_RUN_VMM to +3.3V_RUN_VDDIO	0.2(X01)

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
Title EE P.I.R (3/4)		
Size	Document Number LA-A901P	Rev 0.3
Date Thursday, March 06, 2014	Sheet 52	of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
49	34	HW	2013/12/18	COMPAL	To solve Power leakage issue.	Change R272 from 10K to 100K, and pull up to +3.3V_ALW2	0.2(X01)
50	21	HW	2013/11/05	COMPAL	follow ESD/vender request	1. change RA42, RA43 to LA10, LA1 SM01000NA00(S SUPPRE_MURATA BLM15PX330SN1D 0402) 2. change RA7, RA8 from 16 to 24.9 ohm 3. DA1 &DA3 change from SCA00002900 to SCA00001B00(S ZEN ROW AZ5123-02S.R7G 3P C/A SOT23) 4.CA4&CA1 change from 220pF(@EMC@) to 680pF(EMC@)	0.2(X01)
51	26	HW	2013/12/18	COMPAL	Base on CRT EA result	change CV51, CV52, CV53 from 12pF to 2.2pF	0.2(X01)
52	20	HW	2013/12/18	COMPAL	For SATA repeater setting	De-pop RN9,RN13	0.2(X01)
53	38	HW	2014/02/06	COMPAL	For MODPHY power rail contril by JUMP directly	1.change PJP36 pin1 from +1.05V_M to +1.05V_RUN 2.depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.3(X01)
54	25	HW	2014/02/06	COMPAL	Base on PS8338 datasheet, PI0 have 2 level, PI1 have 3 level	For PI0, delete RV66 For PI1, add RV100 PD to GND	0.3(X01)
55	36	HW	2014/02/10	COMPAL	EC request, for Delray common code reserved.	add RE283(@)	0.3(X01)
56	29	HW	2014/02/27	COMPAL	EMI test fail , back to SSI SD card connector.	change JSD1 from TAITW_PSDCT6-20GLBS1NN4H_19P-T to ALPS_SCDADA0101_19P_NR	0.3(X01)
57	9,16	HW	2014/03/03	COMPAL	follow intel DG 1.2	1.reserved 0.47uF for +PCH_VCCDSW3_3 , near CPU AH10 pin 2.add 10K pull high to +PCH_VCCDSW3_3 for PM_LANPHY_ENABLE, leave RPC19. pin 3 NC	0.3(X01)
58	30	HW	2014/03/05	COMPAL	intel Wigig need 32K clock when DSx	1.Add UZ11&RZ56(@)&RZ57 2.JNGFF1 change to WIGIG_32KHZ from SUSCLK 3.JNGFF2.60 change to NC from SUSCLK	0.3(X01)
59	27	HW	2014/03/05	COMPAL	EMC team Solution	1. reserved CZ68 47nF on pltrst_ush# to GND. 2. Pop R6,R41,R273 to 10 ohm 3. Pop C42,C43,C319 to 4.7pF	0.3(X01)
<div>DELL CONFIDENTIAL/PROPRIETARY</div> <div>Compal Electronics, Inc.</div> <div>EE P.I.R (4/4)</div> <div>LA-A901P</div> <div>Thursday, March 06, 2014</div> <div>Sheet 53 of 53</div> <div>Rev 0.3</div> <div>PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.</div>							